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E-mail address: gerwin.gelinck@tno.nl (G. GelincWe present a systematic study of the inﬂuence of material composition and ink-jet pro-
cessing conditions on the charge transport in bottom-gate ﬁeld-effect transistors based
on blends of 6,13-bis(triisopropyl-silylethynyl) pentacene (TIPS-PEN) and polystyrene.
After careful process optimizations of blending ratio and printing temperature we rou-
tinely can make transistors with an average mobility of 1 cm2/Vs (maximum value
1.5 cm2/Vs), on/off ratio exceeding 107, and sharp turn-on in current (sub-threshold slopes
approaching 60 mV/decade). These characteristics are superior to the TIPS-PEN only tran-
sistors. Using channel scaling measurements and scanning Kelvin probe microscopy, the
sharp turn-on in current in the blends is attributed to a contact resistance that originates
from a thin insulating layer between the injecting contacts and the semiconductor channel.
 2011 Elsevier B.V. All rights reserved.1. Introduction
Mixing of two or more material components is a com-
mon industrial route to producematerials with tailor-made
properties such as improved stiffness, impact strength, per-
meability, and/or electrical and optical properties. Polymer/
polymer blends are commonly used as the active layer in or-
ganic solar cells [1,2]. Goffri et al. made organic transistors
inwhich the active layerwas a two-component blend based
on polythiophenes and different insulating polymers [3].
This concept has also been applied successfully for small-
molecule organic semiconductors such as 6,13-bis(triiso-
propyl-silylethynyl) pentacene (TIPS-PEN), blended with
insulating or other semiconducting polymers [4,5].. All rights reserved.
48; fax: +31 (0)40
k).Depending on the active materials, process conditions,
and taking into account the thermodynamical driving force
towards the most energetically favorable state and that
most of the parent components in the blend are thermody-
namically immiscible or partially-miscible, a vertical strat-
iﬁed morphology was achieved that leads to mobilities in
ﬁeld-effect transistors as high as the devices based on pure
semiconductors, or even higher [5,6]. In most previous
studies, blends were either spin-cast [7–9] or drop-cast
[10,11]. High mobility (>1 cm2/Vs) transistors were re-
ported only in the top-gate device geometry when spin-
casting a small-molecule organic semiconductor blended
with a semiconducting polymer [7,12–14]. These tech-
niques require additional patterning steps after deposition
if the transistors were to be integrated into circuits or dis-
play backplanes.
With drop-on-demand ink-jet printing the materials
can be deposited locally, resulting in efﬁcient material
1320 X. Li et al. / Organic Electronics 12 (2011) 1319–1327usage and a simpler process for device integration [15]. The
challenge is to print well-deﬁned structures from dilute
inks. By blending the molecular semiconductor with a
polymer, the viscosity of the printing solution can be var-
ied. Blending, however, is also expected to impact the elec-
trical performance of the ﬁnal deposited transistor. This
interplay is in fact the topic of this paper.
Two different approaches of ink-jet printing small-mole-
cule semiconductors have been used: printing multiple
droplets which coagulate into a ﬁlm covering a relatively
large area on the substrate, or single-droplet printingwhere
eachdroplet forms an individual functional deposit. The for-
merwas adopted in a recent study byMadec et al. [16]. They
ink-jet printed multiple droplets of inks containing TIPS-
PEN and an amorphous and electrically insulating polymer,
polystyrene (PS), at a blending ratio of 1/1 (w/w). Byprinting
from a speciﬁc binary solventmixture and/or using amulti-
layer printing method, a continuous layer with improved
morphology was achieved, and they found an increased
mobility of up to 102 cm2/Vs (±71–80% variance) in bot-
tom-gate/top-contact transistors. Thesemobilities are how-
evermuch lower than the values of 0.12 cm2/Vs reported by
Lim et al. [17] for single-droplet printing of pure TIPS-PEN
fromasolventmixture,making it thus farunclear if blending
with an insulating polymer can result in a further improve-
ment in high-performance ink-jet printed transistors.
In this paper, we investigate single-droplet ink-jet
printing of TIPS-PEN/PS blends, with each printed single
droplet being an individual transistor [6,18]. This elimi-
nates the need for additional patterning steps. As in the
previous work of Lim [17], we use a bottom-gate/bottom-
contact device geometry. This device architecture offers a
straightforward route for downscaling of the transistor
channel length to a few micrometers. In contrast to Lim’s
work, we did not rely on the unusual concentric ring
arrangement of source and drain electrodes, because that
conﬁguration does not allow simple device integration.
Here, we use conventional interdigitated comb structure
for the source and drain electrodes.
To gain insight into the charge-transport properties of
our devices, we study the differences between the transis-
tors based on pure TIPS-PEN and TIPS-PEN/PS blends with
respect to macroscopic device operation and local charge-
transport properties, by using channel scaling studies and
surface potential proﬁlometry, respectively, and relate
them to the morphology of the devices. The fundamental
understanding of device operation obtained for our blend
transistors provides valuable guidelines to the develop-
ment of next generation transistors based on small-mole-
cule semiconductor and insulating polymer blends.
2. Experimental
6,13-Bis(triisopropyl-silylethynyl)pentacene (TIPS-PEN)
was synthesized according to literature [19]. Polystyrene
(PS), Mw = 9.58 kDa (Mn = 9.32 kDa, PDI = 1.03), was pur-
chased from Fluka. 1,2,3,4-tetrahydronaphtalene (tetralin,
purchased from Merck) was used as the solvent.
An ink-jet printing setup with a high-precision vertical
translation stage and a Microfab glass nozzle (type
MJ-ATP-01-50-DLC, 50 lm oriﬁce diameter) was used toprint inks with a constant TIPS-PEN concentration of
20 mg/ml and varied PS concentrations according to their
blending weight ratios. Each droplet with a typical volume
of 50 pL was jetted on demand and aligned to the transistor
channel region to form an individual device, on substrates
that were kept at 70 or 20 C. All printing experiments were
performed in ambient cleanroom conditions.
Bottom-contact/bottom-gate transistors were printed
on Si (n++)/SiO2 substrates with an oxide thickness of
140 nm and photolithographically patterned Au as source
and drain electrodes. A pentaﬂuorobenzenethiol mono-
layer was deposited on Au electrodes [20]. The SiO2 was
treated with trichlorophenylsilane. The transistor channel
length was varied between 2 and 40 lm. Device character-
istics were measured at room temperature in inert atmo-
sphere using an Agilent 4155C semiconductor parameter
analyser. The ﬁeld-effect mobilities of our transistors in
linear (llin) and saturation (lsat) regime were calculated
from the two equations as follows, with VDS = 1 V and




















where Ci is the capacitance per unit area of the gate dielec-
tric layer, and L and W are channel length and width,
respectively. The threshold voltage (Vth) of our devices is
extracted by extrapolating the square root (SQRT) of |ISD,sat|
vs. VG plot to ISD,sat = 0 (as depicted in the plots in Fig. 1a).
The sub-threshold slope (SS) value was calculated from the
measured ISD values over more than two decades above
noise level, using the following equation:





Optical micrographs were taken on a Leica DM2500M
Microscope with cross-polarizers. SKPM was performed
using a Veeco Dimension 3100 with a NanoScope IVa con-
troller operating in the lift mode. For the comparison of
contact resistance in the pure and blend transistors, a max-
imized scan size of 80  80 lm2was used here to span over
three active channels in the transistors to rule out any local
effects. To avoid any effect of morphological anisotropy due
to the direction of crystal growth from periphery towards
centre of the droplets, the scanning regions of SKPM on
two groups of devices (pure vs. blend) were chosen at the
same location relative to the exact centre of the droplets,
and with the same scanning direction with respect to the
orientation of interdigitated electrodes of the devices. First,
the height proﬁle was recorded with tapping-mode atomic
force microscopy (AFM). In the second pass the tip is lifted
at a ﬁxed height of 50 nm above the surface, and a voltage is
applied to the tip, to record the local surface potentials.
Several effects can inﬂuence the accuracy of SKPM mea-
surements, e.g. the distance between SKPM tip and the
sample surface, the geometry of the tip and cantilever,
and the relative in-plane positioning of the cantilever
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Fig. 1. (a) Transfer characteristics in saturation regime (VDS = 10 V) for two representative transistors with pure TIPS-PEN channel (open circles in blue) and
blend channel of 67 wt.% TIPS-PEN and 33 wt.% PS (solid circles in red). Channel length and width are 10 and 200 lm, respectively. The two dashed arrows
indicate the counter-clockwise hysteresis for the pure device (gate swept from +10 V? 10 V? + 10 V). The plot of the square root (SQRT) of ISD vs. VG was
used to extract mobility as well as the threshold voltage (Vth): the blend device shows a mobility of 1.04 cm2/Vs and a near-zero Vth, while the pure one has a
mobility of 0.29 cm2/Vs and aVth of 2.5 V. (b) Output characteristics of the same two transistors as shown in (a).VGwas varied between 0 and10 V at a step of
2.5 V. (c) Average saturationmobilities as a function of TIPS-PENweight ratios in TIPS-PEN/PS blend transistors (averaged from>10devices for each ratio). All
devices were printed on 15 mm  15 mm square substrates at 70 C. (d) Histograms of saturation mobilities for 68 pure TIPS-PEN transistors and 73 blend
(67 wt.% TIPS-PEN) transistors printed on 150 mmwafers. The inset shows their averagemobility values. The relative variance (standard deviation divided by
the average value) is 23% for pure TIPS-PEN as well as the blend devices. Transistors were printed at 70 C. Channel length and width are 5 and 1400 lm,
respectively. (For interpretation of the references to color in this ﬁgure legend, the reader is referred to the web version of this article.)
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parable to earlier reports on working organic transistors
[22,25,26], with observed voltage drop from source to drain
electrodes slightly lower than the actual bias applied (VDS).
Here we tend to attribute this smaller measured potential
drops to the effect of non-local coupling between the entire
cantilever/tip and the microscopic device surface, and/or a
relatively high tip-sample distance of 50 nm in our mea-
surements [23,24,27,28].
3. Results and discussion
3.1. Effect of insulating polymer (PS) on transistor device
performance
Our transistors were independently processed over a
period of 14 months on substrates that were preparedunder identical conditions. Over time no signiﬁcant drift
in transistor parameters was observed. Representative
transfer characteristics in saturation (VDS = 10 V) for pure
TIPS-PEN transistors printed at 70 C are shown in Fig. 1a
(open circles in blue). Non-ideal sub-threshold behavior
was observed in the form of ‘shoulder-like’ ISD, with an
obvious hysteresis between the forward and backward
sweeps. This phenomenon was also reported by Lee et al.
[29]. The average saturation mobility of pure TIPS-PEN
transistors is 0.20 cm2/Vs, comparable with earlier reports
of ink-jet printing pure TIPS-PEN [6,17]. Adding a polymer
binder to the pure TIPS-PEN ink dramatically improves the
device characteristics (solid circles in red, Fig. 1a): the
transistors switch on sharply at 0 V, the on-current and
mobility are higher than the pure TIPS-PEN devices and
no hysteresis is observed. The sharp turn-on is a desirable
device property for a switching transistor as it allows
Table 2
Summary of transistor parameters for TIPS-PEN/PS transistors with differ-
ent blending ratios printed on 15 mm  15 mm square substrates at 20 C,
under the same processing conditions. Field-effect mobilities were
extracted in linear (llin) and saturation (lsat) regime, on-current (Ion) was
measured at VG = 10 V, with VDS = 10 V. Data was obtained for >10
transistors of each ratio.
Ratio (TIPS-PEN wt.%) llin (cm2/Vs) lsat (cm2/Vs) Ion (lA)
100 0.17 ± 0.03 0.15 ± 0.05 4.4 ± 0.9
67 0.53 ± 0.13 0.55 ± 0.14 7.8 ± 1.7
50 0.58 ± 0.47 0.65 ± 0.51 8.3 ± 6.6
33 0.02 ± 0.02 0.04 ± 0.04 0.3 ± 0.3
1322 X. Li et al. / Organic Electronics 12 (2011) 1319–1327high-speed and low-power operation. Typical output char-
acteristics for pure TIPS-PEN and blend (67% TIPS-PEN)
transistors are compared in Fig. 1b. No notable non-linear-
ity of ISD is observed for the pure or blend transistor; not
even when the output characteristics are plotted in the
form of DISD/DVDS vs. VDS (graphs not shown). Next, we
found that the device mobility is a function of relative
weight ratio of TIPS-PEN/PS (Fig. 1c). For blends with 90–
67 wt.% of TIPS-PEN, the average mobility has increased
up to 1 cm2/Vs, a factor of 5 higher than the pure TIPS-
PEN (0.20 cm2/Vs). At lower concentration of TIPS-PEN
(e.g. 60 wt.%) the mobility decreases. The average value
and standard deviation of mobility (l) in linear and satura-
tion regime, on-current (Ion), and on/off ratio (Ion/Ioff) for
transistors (channel length: 10 lm, on 15 mm  15 mm
square substrates) printed at 70 C with different blending
ratios are summarized in Table 1. At a processing temper-
ature of 20 C we obtain typically lower device perfor-
mance (Table 2). To further study large area uniformity,
we printed 68 pure TIPS-PEN and 73 blend (67 wt.% TIPS-
PEN) transistors with a channel length of 5 lm on
150 mm diameter wafers at 70 C. The histograms in
Fig. 1d clearly demonstrate enhanced mobilities of our
blend transistors over the entire wafer, with the relative
variance (standard deviation divided by the average value)
at the same level as the pure TIPS-PEN devices (±23% in the
inset of Fig. 1d). This demonstrates the potential of our
blend inks for applications in large-area and low-cost or-
ganic electronics.
The observation that the mobility is increased by the
presence of an insulator up to a critical blending ratio dem-
onstrates that introducing an insulating polymer does not
negatively affect the charge transporting layer in the de-
vice. This implies that in particular the composition and
morphology of the ﬁrst few nanometers of our TIPS-PEN/
PS blend are similar to that of pure TIPS-PEN, as charge
transport takes place at this zone in the semiconductor
layer [30]. Similar behavior was recently reported for
spin-cast blends of TIPS-PEN with poly(a-methylstyrene)
[8,9], and blends of TIPS-PEN or ﬂuorinated 5,11-bis(trieth-
ylsilylethynyl) anthradithiophene (diF TES-ADT) with a
semiconducting polymer, polytriarylamine [7,12]. The re-
sults were explained by the occurrence of vertical stratiﬁ-
cation upon casting and solvent evaporation. During
solvent drying TIPS-PEN is predominantly expelled to both
top and bottom interfaces of the deposited ﬁlms [8,9,12].
As long as phase separation leads to almost pure phase ofTable 1
Summary of transistor parameters for TIPS-PEN/PS transistors with different blend
same processing conditions. Field-effect mobilities were extracted in linear (llin) an
VG = 10 V and +10 V, respectively, with VDS = 10 V. Data was obtained for >10 t
Ratio (TIPS-PEN wt.%) llin (cm2/Vs) lsat (cm
100 0.23 ± 0.06 0.20 ± 0
90 0.72 ± 0.14 0.93 ± 0
80 0.90 ± 0.14 1.08 ± 0
70 0.83 ± 0.22 1.04 ± 0
67 0.85 ± 0.09 1.01 ± 0
60 0.53 ± 0.24 0.66 ± 0
50 0.30 ± 0.27 0.37 ± 0
33 0.005 ± 0.003 0.01 ± 0TIPS-PEN at the two interfaces, it should be possible to
realize transistors with good performance. This hypothesis
can explain why the mobility decreases at too high weight
fraction of the polymer in our blends: phase separation is
incomplete and no continuous ﬁlm of TIPS-PEN is formed
at the bottom interface of our devices. It can however not
explain why the maximummobility of the blends is higher
than that of the pure TIPS-PEN transistors. At least two
explanations have been proposed for the improved charge
transport in the blend transistors. Ohe et al. suggested that
the addition of polymer binder leads to slower drying and
hence to a different morphology of the TIPS-PEN ﬁlm [9].
Yoon et al. proposed that the polymer binder inﬂuences
the ﬁlm formation process of the small-molecule organic
semiconductors and acts indirectly as a puriﬁcation meth-
od [31].
Typical optical micrographs (cross-polarized reﬂection
mode) in Fig. 2a present the morphology evolution of
TIPS-PEN/PS blends printed at 70 C, with TIPS-PEN weight
ratios ranging from 100% to 50%. Pure TIPS-PEN devices
have irregular shaped crystalline deposit attributed to the
de-pinning of the contact line during solvent drying (image
of 100 wt.%), leading to limited crystal coverage on transis-
tor channels. The addition of PS up to 40% gives circular
deposits with large crystals of TIPS-PEN that cover the
whole device area with an improved crystal morphology
(images of 80 and 67 wt.% of TIPS-PEN). Devices with this
type of morphology have high mobility. At further higher
concentration of PS, small and isolated TIPS-PEN crystals
in a matrix of amorphous materials are observed (images
of 50 wt.%). The lack of crystalline TIPS-PEN in this deposit
explains the lower transistor performance and large
parameter spread (Table 1). Corresponding transfer charac-
teristics for the four transistors of Fig. 2a are compared ining ratios printed on 15 mm  15 mm square substrates at 70 C, under the
d saturation (lsat) regime, on-current (Ion) and off-current were measured at
ransistors of each ratio.
2/Vs) Ion (lA) On/off ratio
.07 4.5 ± 1.1 4.9  106 ± 3.0  106
.23 8.6 ± 1.7 1.2  107 ± 1.0  107
.16 9.4 ± 1.7 3.0  107 ± 1.8  107
.26 9.7 ± 2.8 2.9  107 ± 1.7  107
.12 10.8 ± 1.3 4.9  107 ± 2.3  107
.30 5.7 ± 2.5 3.8  107 ± 6.6  107
.33 3.6 ± 3.4 2.2  107 ± 3.1  107
.009 0.06 ± 0.04 2.1  105 ± 1.6  105
TIPS-PEN wt %: (70 ºC)
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Fig. 2. (a) Representative cross-polarized optical micrographs showing the morphology transition of TIPS-PEN/PS blends with different TIPS-PEN
concentrations printed at 70 C. The scale bar indicates 100 lm. (b) Transfer characteristics in saturation regime (VDS = 10 V) for transistors corresponding
to the optical micrographs in (a). (c) Representative cross-polarized optical micrographs showing the morphology transition of TIPS-PEN/PS blends printed
at 20 C with decreased TIPS-PEN weight ratio from 100% to 33%. The scale bar indicates 100 lm. (d) Transfer characteristics in saturation regime
(VDS = 10 V) for the three transistors corresponding to the optical micrographs in (c).
X. Li et al. / Organic Electronics 12 (2011) 1319–1327 1323Fig. 2b. Similar trends in contact-line pinning, transition of
crystal morphology, and transistor performance as a func-
tion of polymer content were also observed when printing
at a lower substrate temperature of 20 C (Fig. 2c and d).
The de-pinning effect, however, is more dominant for
20 C: the lack of positioning control with ill-deﬁned crys-
tal coverage on transistor channels results in their lower
device performance and larger spread (Table 2).
3.2. Channel scaling studies
In relation to the phase separation mentioned above,
the steep on-switch of current (ISD) of the blend devices
is also informative. Steep sub-threshold slopes are ob-
served for all blend transistors, i.e. independent of the
TIPS-PEN/PS ratios and process temperatures. Steep sub-
threshold slope and low threshold voltage (Vth) are usually
taken as evidence of a high quality gate dielectric–semi-
conductor interface with few charge trapping centers
[32,33]. This suggests that the polymer binder modiﬁes
the interface either directly, for instance, by forming a very
thin wetting layer between the silane-treated dielectric
and the molecular semiconductor, or indirectly, by inﬂu-
encing the molecular packing of the semiconductor leading
to fewer grain boundaries. Meanwhile, reduced chargingeffects at the top surface of the semiconductor channel
(‘backchannel effect’) by the passivation/encapsulation of
phase-separated insulating polymer can also explain the
improved characteristics [29]. Although these explanations
can play a role also in our blend devices, we propose a third
explanation below.
The sub-threshold slope in most blend transistors is
very close to the theoretical minimum of 60 mV/decade
(= kT/q  ln10) for an Ohmic charge injection from a metal
into a semiconductor at room temperature [34,35]. Fig. 3
shows a representative sub-threshold slope as steep as
67 mV/decade in saturation regime for a blend transistor,
calculated over more than 2 decades of ISD. This points to-
wards the existence of a tunneling barrier at the metal con-
tacts, which is characterized by a highly non-linear I–V
behavior in transfer characteristics [35–38].
We measured the channel length (L) dependence of the
total resistance (Rt = VDS/ISD) at different gate biases (VG) in
linear regime (VDS = 1 V) for two groups of transistors:
pure TIPS-PEN vs. blend (67 wt.% TIPS-PEN) (Fig. 4). For the
sake of comparison we choose the device series to have
similar extracted mobilities. This implies that this group of
blend transistors has below-average mobilities. As
compared in Fig. 4, Rt decreases linearly with L for the pure
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Fig. 3. A representative TIPS-PEN/PS blend (67 wt.% TIPS-PEN) transistor
showing the extremely steep sub-threshold slope (SS) of 67 mV/decade in
saturation regime (VDS = 10 V). The SS value was calculated from the
measured ISD values over more than two decades above noise level, as
indicated by the red arrows. The I–V curve was measured with 0.01 V
increment per step of VG. (For interpretation of the references to color in
this ﬁgure legend, the reader is referred to the web version of this article.)
1324 X. Li et al. / Organic Electronics 12 (2011) 1319–1327for the blend transistors, Rt does not decrease further if we
decrease Lbelow10 lm, illustrating the importanceof apar-
asitic contact resistance,Rsd, in serieswith the channel resis-
tance. Apparently the inﬂuence of Rsd for the extraction of
intrinsic channel mobility is substantial for the blend but
relatively small for the pure TIPS-PEN transistors. From sim-
ilar analysis for other blenddevice series,weknowthat in all
cases the blend transistors are inﬂuenced by contact resis-
tance (contact limited) and that the variation in Rsd is one
of the major causes for the variation in mobility reported
in Table 1. This makes it particularly relevant to study the
origin of the parasitic contact resistance.3.3. Contact resistance identiﬁed by SKPM
To study the origin of parasitic contact resistance in our
devices and correlate it to local charge-transport proper-
ties, scanning Kelvin probe microscopy (SKPM) measure-
ments were performed during device operation [39]. AsP TIPS PENure -
8
V 2 5 VG = - .
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Fig. 4. Channel length dependence of total resistance (Rt) in linear regime (VDS =
TIPS-PEN) transistors.shown in the potential image of Fig. 5a, the pure TIPS-
PEN transistors show typical parabolic potential proﬁles
from source to drain electrodes when devices were oper-
ated in saturation regime, with a small voltage drop at
the source electrode, <15% relative to the voltage drop
across the channel. Some negligible potential steps along
the channel can be discerned and attributed to the grain
boundary effects (see corresponding topography image in
Fig. 5a), in line with previous studies [25]. In contrast,
the potential proﬁles of the blend (67 wt.% TIPS-PEN) tran-
sistors show signiﬁcant voltage drops at the electrodes
(Fig. 5b). Because >80% of the voltage drastically drops at
the source electrodes, the proﬁle inside the channel is ab-
sent of details.
This high-Ohmic spatial zone close to the source elec-
trodes of blend devices suggests a substantial barrier for
charge injection from the contacts into the channels. Based
on the potential proﬁles in Fig. 5, we can quantitatively
compare the contact resistance (Rsd) for pure and blend de-
vices operated at the ‘on-state’ (bias conditions:
VDS = 10 V and VG = 10 V [22,40]) using [22,39]:
Rsd ¼ DVS þ DVDIon ð4Þ
where DVS and DVD are the voltages drops at the source
and drain electrodes (in Fig. 5), respectively, and Ion is the
measured ‘on-state’ source-drain current ISD. With such
calculations we found Rsd for pure (0.13 MX) and blend
(0.51 MX) devices, respectively, much higher in the
blend.
3.4. Charge-trapping at the edges of Au electrodes in blend
transistors
Recently electric force microscopy (EFM) was adopted
to study charge trapping in TIPS-PEN transistors by Jaquith
et al. [41]. Clear evidence of long-lived charge trapping was
observed. In their study the ﬁlms were prepared using dif-
ferent processing conditions, leading to different mobilities
(104–103 cm2/Vs). In that work frequency-shift EFM
images were recorded to reﬂect the variations in local trap
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1 V) at different gate biases (VG) for pure TIPS-PEN and blend (67 wt.%
Pure TIPS-PEN Blend (67 wt% TIPS-PEN)(a) (b)
Fig. 5. 2D topography and corresponding surface potential images measured with SKPM of pure TIPS-PEN (a) and blend (67 wt.% TIPS-PEN) transistors (b),
as shown in the upper and lower panels, respectively. White dashed lines indicate the positions where the potential cross-sections were taken. Solid black
lines denote the cross-section potential proﬁles along the positions indicated by the dashed white lines. In the potential images, parallel dotted lines in the
vertical direction indicate the positions of the edges of source (in blue) and drain (in red) electrodes. Channel length is 20 lm. The transistors were biased in
saturation regime (VDS = 10 V and VG = 10 V). (For interpretation of the references to color in this ﬁgure legend, the reader is referred to the web version
of this article.)
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potentials with time. To (possibly) create long-lived
trapped charges in our samples, a gate bias of VG = 10 V
was applied for 10 min. During this time, some of the
mobile charges may become trapped. The biases were then
set to zero in order to extract the mobile charges from the
transistor channel, and the local electrostatic potential was
measured immediately. Recorded potential images of a
pure TIPS-PEN and a blend (67 wt.% TIPS-PEN) transistor
are compared. As shown in Fig. 6a (middle image: t = 0),
only few spots with slightly higher potentials are identiﬁed
in pure TIPS-PEN channels. These can be correlated to grain
boundaries or material voids from the corresponding
topography image. The potential differences at these spots
disappear on a time scale of 1 h (bottom image in Fig. 6a:
t = 68 min). In comparison, in the blend device we ob-
served noticeable local surface potential variations (middle
image in Fig. 6b: t = 0). If we attribute the contrast in these
potential images to trapped positive charges (holes), then
we observe substantial hole trapping at the edges of Au
electrodes in the blend devices. These trapped holes in
the blend ﬁlms are very long-lived (bottom image in
Fig. 6b: t = 612 min). For more than 10 h we observed no
signiﬁcant decrease of trapped charges as evidenced by
the essentially unchanged potential image.
It has recently been shown that insulating polymer such
as poly(a-methylstyrene) can trap charges (holes) in
pentacene-based organic transistors [42], and these holes
remain trapped in the insulating polymer until sufﬁcient
counter charges (electrons) can tunnel into the polymer
from the channel [43]. Based on the clear differences of
trapped charges in terms of locations, areal densities and
life-times between our pure TIPS-PEN and blend devices,
we argue that the hole trapping in our blend ﬁlms is re-
lated to the local presence of insulating polymer (PS). Thepotential variations in the blend ﬁlms (Fig. 6b) are ex-
plained by a lateral phase-separation between TIPS-PEN
enriched crystal grains and PS enriched regions. In particu-
lar, our SKPM results reveal obvious hole trapping effects
exactly at the edges of the source/drain Au electrodes with
no apparent correlation with its local crystal morphology.
This strongly suggests the presence of a thin ﬁlm of PS
(or PS enriched phase) at the Au electrodes. Such an insu-
lating barrier can explain the differences in sub-threshold
slope of the I–V characteristics, contact resistance observed
in channel scaling measurements, potential drops and hole
trapping at the electrodes observed by SKPM, between our
pure TIPS-PEN and blend devices.
3.5. Discussion on the relation between charge-trapping,
threshold voltage and channel conductivity
If charges are trapped (de-trapped), or ﬁxed space
charges are distributed in the transistor channel on a time-
scale comparable to the typical duration of the I–V mea-
surement, it can be observed as a hysteresis during the
forward and backward sweeps in transfer characteristics.
We typically swept the voltages at a rate of 1 V/s, meaning
a total measurement time of 1 min.
In the case of pure TIPS-PEN transistors, non-ideal sub-
threshold behavior was observed in the form of ‘shoulder-
like’ ISD, with an obvious hysteresis during gate sweeps
(Fig. 1a). The (counter-clockwise) hysteresis was indepen-
dentof the sweepdirection, i.e. itwas thesamewhensweep-
ing the gate biases (VG) in the opposite direction (from
10 V? + 10 V? 10 V, graphs not shown). This hystere-
sis occurs in the depletion regime, i.e. when the bulk of the
semiconductor is (partly) depleted of unintentional charges.
We attribute it to charging effects at the top surface of the
semiconductor channel (the so-called ‘backchannel effect’),
Pure TIPS-PEN Blend (67 wt% TIPS-PEN)(a) (b)
t = 68 min t = 612 min
t = 0 t = 0
Fig. 6. Time-dependent surface potential images and corresponding 2D topographies recorded by SKPM, for pure TIPS-PEN (a) and blend (67 wt.% TIPS-PEN)
transistors (b). The potential images in the middle row (t = 0) were measured by grounding all electrodes immediately after a gate bias of 10 V was applied
for 10 min. The potential images at the bottom row were measured at t = 68 and 612 min after three electrodes were grounded for the pure and blend
device, respectively.
1326 X. Li et al. / Organic Electronics 12 (2011) 1319–1327as previously reported by Lee et al. [29]. The transfer charac-
teristics of our blend transistors (with different TIPS-PEN/PS
ratios) are essentially hysteresis-free, independent of the
direction or range of the gate sweeps. Apparently, the ‘back-
channeleffect’ is absent in theseblenddevices. Thispoints to
an additional advantage of the insulating polymer binder. It
passivates the charge transport layer.
Trapped channel charges can result in shifts of transis-
tor threshold voltages. Furthermore, deep and shallow
trapping can also inﬂuence the charge transport nega-
tively. We found that in our blend devices that (1) the exis-
tence of insulating polymer causes long-term trapping of
holes, and (2) the existence of insulating polymer increases
the ﬁeld-effect mobility and has only a marginal inﬂuence
on the threshold voltage. We attribute this seeming
contradiction to the fact that charge-trapping takes place
almost exclusively at the contact edges and to a far lesser
extent in the channel region of our blend transistors. Less
than 1.6% [44] of the initially accumulated mobile charges
induced by the gate bias can be trapped at only a few
locations inside the channel (Fig. 6b). This explains why
we do not observe threshold voltage shifts in our blend
transistors. Whether and how much the trapped charges
will mitigate charge transport in the channel cannot be
determined or quantiﬁed. If any, it is expected to result
in a decrease in channel conductivity, but in fact we
observe the opposite. The net positive effect of polymer
blending indicates that a complex interplay between
different mechanisms is taking place here.
4. Conclusions
To conclude, we have presented a systematic study of
the inﬂuence of material composition and ink-jet process-ing conditions on the charge transport in bottom-gate
ﬁeld-effect transistors based on single droplets of TIPS-
PEN/PS blends. Under optimal conditions the ﬁeld-effect
mobility of the blends is signiﬁcantly higher than that of
the pure TIPS-PEN. In addition, blending results in much
better sub-threshold characteristics. These results repre-
sent an important step towards the application of ink-jet
printing for controlled deposition of high-performance
transistors in large-area organic electronics. Using channel
scaling measurements and SKPM measurements, we show
that the sharp turn-on in current in the blends is the result
of a contact resistance that originates from a thin insulat-
ing PS layer between the injecting contacts and the semi-
conductor channel. This insight suggests that reducing
the contact resistance is the best way forward to improve
the transistor characteristics even further.Acknowledgements
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